Keysight W6600A Series
LPDDR4 BGA Interposers

Data Sheet
Introduction

The Keysight Technologies, Inc. W6600A Series LPDDR4 BGA interposers enable probing of embedded memory LPDDR4 DRAM from the ball grid array with Keysight U4164A logic analyzers.

The W6600A Series LPDDR4 BGA interposers are designed to take full advantage of quad sample state mode on U4164A modules with Option 02G, requiring only a single probe point for up to four samples at two different thresholds. W6600A Series BGA interposers are tested up to 3200 MT/s data rates.

The LPDDR4 BGA interposer advantage

<table>
<thead>
<tr>
<th>Features</th>
<th>Benefits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct connection to the LPDDR4 BGA balls using a riser LPDDR4 200-ball DRAM at data rates up to and including 3.2 Gb/s with W6601A</td>
<td>Eliminates reflections from mid-bus probing methods. Also eliminates design time, prototype builds, and trace routing required to design in alternative probing methods</td>
</tr>
<tr>
<td>LPDDR4, decode, functional compliance and performance analysis using optional software tools</td>
<td>Accelerates navigation and insight of information captured in the logic analyzer trace via multiple different graphs and views of condensed analysis of LPDDR4 traces</td>
</tr>
<tr>
<td>APS (advanced probe settings) to enable DQ (data) capture over 1866 Mb/s</td>
<td>Provides larger eyes to logic analyzer for accurate signal capture via internal logic analyzer comparator compensation</td>
</tr>
<tr>
<td>Leaded or lead-free solder supported</td>
<td>Works easily with all solder finishes. Designed to tolerate lead-free soldering temperature profiles</td>
</tr>
<tr>
<td>Contract manufactures available for those without the in-house expertise or facilities for soldering BGAs</td>
<td>Eliminates the need to develop BGA soldering expertise</td>
</tr>
<tr>
<td>Flexible “wings” with ZIF connectors</td>
<td>Ensures reliable connection to the ZIF probes. Enables placement of the probe cables around adjacent components. Minimizes the torque to the balls of the BGA</td>
</tr>
</tbody>
</table>
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>02</td>
</tr>
<tr>
<td>W6600A Series LPDDR4 BGA Interposer Selection Guide</td>
<td>04</td>
</tr>
<tr>
<td>W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ</td>
<td>05</td>
</tr>
<tr>
<td>W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ</td>
<td>12</td>
</tr>
<tr>
<td>Mechanical Considerations</td>
<td>16</td>
</tr>
<tr>
<td>Software</td>
<td>20</td>
</tr>
<tr>
<td>Configuration Guide and Ordering Information</td>
<td>31</td>
</tr>
<tr>
<td>Related Products</td>
<td>33</td>
</tr>
<tr>
<td>Related Literature</td>
<td>33</td>
</tr>
<tr>
<td>Evolving Since 1939</td>
<td>35</td>
</tr>
</tbody>
</table>
## W6600A Series LPDDR4 BGA Interposer Selection Guide

<table>
<thead>
<tr>
<th>Memory family</th>
<th>Package</th>
<th>Data rates</th>
<th>Signal coverage</th>
<th>Use model</th>
<th>Keysight BGA interposer</th>
</tr>
</thead>
</table>
| LPDDR4        | 200-ball | In excess of 3200 Mb/s | Command address:  
- All Channel A CA for Bank 0 and Bank 1  
- No Channel B CA | Debug and functional validation for LPDDR4 200-ball DRAM configured as single channel | W6601A |
|               | 0.8 mm x 0.65 mm pitch | | Control: -RESET  
- Channel A CKE0, CKE1, ODT, CS0, CS1, CK_A  
- No Channel B control | | |
|               | JEDEC MO-311 footprint with maximum DRAM package size of 10 mm x 15 mm can fit on top of W6601A without an additional (optional) riser or socket to provide clearance for the RC components | | Data:  
- DQ0_A, DQ7_A, DM10_A, DQ11_A, DQ15_A, DQ8_A, DQ9_A, DM11_A  
- DQ0_B, DQ1_B, DQ2_B, DQ3_B, DQ4_B, DQ7_B, DMI0_B  
- DQ8_B, DQ9_B, DQ10_B, DQ11_B, DQ12_B, DM11_B | | |

<table>
<thead>
<tr>
<th>Memory family</th>
<th>Package</th>
<th>Data rates</th>
<th>Signal coverage</th>
<th>Use model</th>
<th>Keysight BGA interposer</th>
</tr>
</thead>
</table>
| LPDDR4        | 200-ball | In excess of 3200 Mb/s | Command address:  
- All Channel A CA for all banks  
- All Channel B CA for all banks | Debug and functional validation for LPDDR4 200-ball DRAM configured as either two individual 16 bit channels or a single 32 bit channel | W6602A |
|               | 0.8 mm x 0.65 mm pitch | | Control: -RESET  
- Channel A CKE0, CKE1, CKE2, ODT, CS#0, CS#1, CS#2, CK_A  
- Channel B CKE0, CKE1, CKE2, ODT, CS#0, CS#1, CS#2, CK_B | | |
|               | JEDEC MO-311 footprint with maximum DRAM package size of 10 mm x 15 mm can fit on top of W6601A without an additional (optional) riser or socket to provide clearance for the RC components | | Data:  
- All Channel A DQ and DQSt  
- All Channel B DQ and DQSt | | |

1. CKE1_A, CKE2_A, CKE1_B, CKE2_B, and RESET are routed to flying lead headers on the W6602A. For details, refer to the W6600A Series installation guide at: [http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf](http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf)
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ

LPDDR4 200-ball DRAM are dual x16 channel devices. They can be used as two single x16 channel devices or as a single x32 device.

The W6601A LPDDR4 200-ball BGA interposer is designed to satisfy functional debug and validation for LPDDR4 200-ball chip down systems using the DRAM as a single, 32-bit channel. If the DRAM is used as two channels, then the W6601A will only provide visibility to the logic analyzer for the CA and commands for Bank 0 and Bank 1 from Channel A.

![W6601A Top View](image)

Figure 1. Top view of W6601A LPDDR4 200-ball BGA interposer with DRAM installed.

W6601A wings are designed to connect using one U4208A and one U4209A 61 pin ZIF probe/cables into a single U4164A logic analyzer.

Routing and cabling for the signals is single touch probing and is compatible with both Quad Sample State mode and Quarter Channel Timing modes of the U4164A logic analyzer. The exception is that Reset and CKE1 are NOT visible in Quarter Channel Timing mode, as those signals route into pods (3 and 7) and those pods loose the CK inputs when in Quarter Channel Timing mode. Quad Sample State mode is available only with Option -02G of the U4164A. Quarter Channel Timing mode is available in both Options -01G and -02G.

Software configurations for Quad Sample Timing mode and Quarter Channel Timing mode will be different as the labeling for Read/Write separation and rising/falling edges are not required in Timing modes.

At speeds under 2500 Mb/s, the W6601A can be used with dual-clock edge clocking and Dual-Sample mode instead of Quad Sample mode. Even in this reduced speed mode, it is recommended that the W6601A be used with a U4164A as the U4164A is the only LA with dual thresholds for Read/Write separation in Dual Sample mode.

Not all DQ are visible to the LA. This is due to routing limitations (even using single touch probing and the denser 61 pin ZIF). Refer to the W6601A pinout for the signals probed.

The U4208A connects to the left side of the W6601A and the U4209A connects to the right wing.

Notice: The U4208A and U4209A connect into the U4164A differently when used for the W6601A than they do for the W4640A Series DDR4 BGA interposers.
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ (Continued)

Technical characteristics

- DQ and DQS highlighted in ‘green’ are probed.
- CK and CKE highlighted in ‘yellow’ are probed.
- CA and ODT highlighted in ‘indigo’ are probed.

Figure 2. W6601A signals probed at 200-ball footprint and signal distribution through U4208A and U4209A ZIF probe/cables into the U4164A logic analyzer. Hardware connections are identical for all three W6601A default software configurations.

Figure 3. Signals routed from W6601A into logic analyzer.
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ (Continued)

Signal access

All signals, including power and ground signals, are passed between the system and memory chip.

LPDDR4 signal group logic analyzer signal access

Command/Address:
- All Channel A CA for Bank 0 and Bank 1
- No Channel B CA

Control and other signals:
- All for Channel A Bank 0 and Bank 1
- No Channel B control signals

Data:
- All except DQS0_c_A, DQS1_c_A, DQ1_A, DQ6_A, DQ14_A, DQ9_A, DQ2_A, DQ5_A,
  DQ13_A, DQ10_A, DQ3_A, DQ4_A, DQ12_A, DQ11_A, DQ2_B, DQ5_B, DQ13_B, DQ10_B,
  DQ1_B, DQ6_B, DQ14_B, DQ9_B

Power:
- DDR4 device power is not monitored by the logic analyzer
- Passed through the interposer through vias
- Locations for optional VDD and VDDQ bypass capacitors that can be used for power integrity measurements

W6601A series Interposers include separate ground, 1.1 V (VDD2/VDDQ), and 1.8 V (VDD1) planes. For additional installation information, refer to the W6600A Series installation guide at http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf.
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ  
(Continued)

Dimensional drawings
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ (Continued)

Dimensional drawings (Continued)

![Diagram of LPDDR4 200-ball riser]

Note: 0.067” thick

Figure 4c. LPDDR4 200-ball riser.
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ

Images

Figure 5. Top view of W6601A.

Figure 6. Bottom view of W6601A.
Connecting the U4208A and U4209A probe cables to a U4164A logic analyzer

In a W6601A interposer setup, you connect the U4208A and U4209A probe cable pods to U4164A logic analyzer pods per the mapping shown in the Table 1. (Hardware connections are valid for all three default software configurations.)

Table 1. Pod mapping

<table>
<thead>
<tr>
<th>U4209A cable pods</th>
<th>U4164A inputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pod A</td>
<td>Pod 7</td>
</tr>
<tr>
<td>Pod B</td>
<td>Pod 1</td>
</tr>
<tr>
<td>U4208A cable pods</td>
<td>U4164A inputs</td>
</tr>
<tr>
<td>Pod A</td>
<td>Pod 3</td>
</tr>
<tr>
<td>Pod B</td>
<td>Pod 5</td>
</tr>
</tbody>
</table>

Figure 7. Connections between U4208A and U4209A probe cables and logic analyzer pods.

Note: U4208A and U4209A connect to the ZIF wings with the ZIF connector door closing against the top side of the wing.
W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ

The Keysight W6602A+U4207A passively monitors the LPDDR4 200 ball DRAM package. After tuning the Keysight analyzer, Command/Address bits can be reliably captured up to 3200 MT/s. At some data rates, the analyzer may not be able to provide an error-free capture of all DQ data bits.

LPDDR4 200-ball DRAM are dual x16 channel devices. They can be used as two single x16 channel devices or as a single x32 device. The W6602A LPDDR4 200-ball BGA interposer is designed to satisfy functional debug and validation for LPDDR4 200-ball chip down systems using the DRAM as either two single 16 bit channels or a single, 32-bit channel.

Software configurations

The W660A interposer can be used in the following seven logic analyzer software configurations; probing connections to the U4164A modules are unique for different configurations:

- 10 GHz timing mode
- CHA state mode 16 DQ under 2500MT/s (double edge clocking)
- CHA state mode 16 DQ over 2500MT/s (single edge clocking)
- CHA state mode 32 DQ under 2500MT/s (double edge clocking)
- CHA state mode 32 DQ over 2500MT/s (single edge clocking)
- CHB state mode 16 DQ under 2500MT/s (double edge clocking)
- CHB state mode 16 DQ over 2500MT/s (single edge clocking)

This interposer effectively utilizes the single touch probing and quad sampling features of the U4164A logic analyzer module, thereby allowing you to probe LPDDR4 DQ signals above 2.5 Gb/s without double probe load. (In quad sampling, four samples are captured per clock edge at two different thresholds. Two samples are taken at each threshold. ) The Quad Sample State mode is only available with the U4164A-02G licensed speed grade option.
W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ (Continued)

Technical characteristics

The diagram below illustrates the pinout of the two connectorless footprints – J1 and J2 on top of a W6602A interposer.

Figure 9. W6602A signals probed at 200-ball footprint and signal distribution through two U4207A probe/cables into the U4164A logic analyzer. CKE1_A, CKE2_A, CKE1_B, CKE2_B, and RESET are routed to flying lead headers on the W6602A. For details, refer to the W6600A Series installation guide at: http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf
**W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ (Continued)**

**Signal access**

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>DNU</td>
<td>DNU</td>
<td>GND</td>
<td>VDD2</td>
<td>ZQ0</td>
<td>ZQ1</td>
<td>VDD2</td>
<td>GND</td>
<td>DNU</td>
<td>DNU</td>
<td>DNU</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>DNU</td>
<td>DQ2A</td>
<td>VDDQ</td>
<td>DQ2A</td>
<td>VDDQ</td>
<td>VDDQ</td>
<td>DQ2A</td>
<td>VDDQ</td>
<td>DQ2A</td>
<td>DNU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>GND</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td>GND</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>J</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td>DQ2A</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>K</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>N</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>P</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>Q</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>T</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>U</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>AA</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>AB</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td></td>
</tr>
</tbody>
</table>

Clocks are highlighted in yellow
Channel A signals are highlighted in blue
Channel B signals are highlighted in green
Signals not probed are highlighted in red

Figure 10. Signals routed from W6602A for logic analyzer access.

All signals, including power and ground signals, are passed between the system and memory chip.
W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ (Continued)

LPDDR4 signal group logic analyzer signal access

Command/address:
- All Channel A CA
- All Channel B CA

Control and other signals:
- All for Channel A
- All for Channel B

Data:
- All DQ and DQSt for Channel A and Channel B

Power:
The W6600A Series interposers include separate ground, 1.1 V (VDD2/VDDQ), and 1.8 V (VDD1) planes and have locations for optional VDD and VDDQ bypass capacitors that can be used for power integrity measurements. For details, refer to the W6600A Series installation guide at: http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf

Signals not probed by the logic analyzer:
The following signals are omitted from the logic analyzer connections for the W6602A interposer.

<table>
<thead>
<tr>
<th>Interposer</th>
<th>Signal name</th>
</tr>
</thead>
<tbody>
<tr>
<td>W6602A</td>
<td>DQS0_c_A</td>
</tr>
<tr>
<td></td>
<td>DQS1_c_A</td>
</tr>
<tr>
<td></td>
<td>DQS0_c_B</td>
</tr>
<tr>
<td></td>
<td>DQS1_c_B</td>
</tr>
</tbody>
</table>
Mechanical Considerations

Dimensional drawings

W6602A interposer dimensions

The following figure shows the dimensions of a W6602A LPDDR4 BGA interposer.

Figure 11. Dimensions of a W6602A interposer (top view). W6602A thickness is .067".

Figure 12. LPDDR4 200-ball riser. Dimensions in inches.
Figure 13. Top view of W6602A LPDDR4 200-ball, rigid RC BGA interposer and riser.

Figure 14. Bottom view of W6602A LPDDR4 200-ball, rigid RC BGA interposer and riser.
Mechanical Considerations (Continued)

Connecting the U4207A probe cables to a U4164A logic analyzer

In a W6602A interposer setup, connect the U4207A probe cable headers to U4164A logic analyzer pods per the mapping shown the following diagrams. (Hardware connections are unique for different software configurations.)

Figure 15. Connections between U4207A probe cables and logic analyzer pods for channel A and channel B 16 DQ configurations.
Figure 16. Connections between U4207A probe cables and logic analyzer pods for channel A 32 DQ and 10 GHz timing mode configurations.
Software

Default configurations for the W6600A Series interposers are included in the standard B4661A memory analysis software package. The Keysight B4661A memory analysis software provides four standard software features and four licensed memory analysis options.

B4661A standard software features

- Default configurations for DDR and LPDDR probing solutions for Keysight logic analyzers.
- There are three default SW configurations for the W6601A:
  - 10 GHz Timing mode
  - State mode under 2500 Mb/s (double edge clocking)
  - State mode over 2500 Mb/s (single edge clocking)
- DDR setup assistant
- DDR eye finder/eye scan
- DDR configuration creator

The Keysight B4661A memory analysis software offers a suite of viewers and tools that include the industry’s first protocol compliance violation testing capability across speed changes, a condensed traffic overview for rapid navigation to areas of interest in the logic analyzer trace, powerful performance analysis graphics, and DDR and LPDDR decoders. With the B4661A memory analysis software and a Keysight logic analyzer 1, users can monitor DDR3/4 or LPDDR2/3/4 systems to debug, improve performance, and validate protocol compliance. Powerful traffic overviews, multiple viewing choices, and real-time compliance violation triggering help identify elusive DDR/LPDDR system violations.

B4661A software options

- DDR decoder with physical address trigger tool
- LPDDR decoder with physical address trigger tool for LPDDR2/3
- DDR and LPDDR compliance violation analysis toolset
- Post-process compliance violation analysis
- Real-time compliance violation analysis
- DDR3/4 and LPDDR2/3/4 performance analysis

DDR eye finder and eye scan software

DDR eye scan results of LPDDR4 signals gives you qualitative insight for all signals relative to each other. LPDDR4 signals are scanned in groups (Clock, CS#, ADD&Command, READ DQ/DQS, and WRITE DQ/DQS).

![Eye Scan - Sample Position and Threshold Settings](image)

Figure 17. Eyescan of CS# shows large clean eyes.
Software (Continued)

Figure 18. CA eye scans also show large open eyes. Light traffic shows up as incomplete lines in the CA scans.
Software (Continued)

Figure 19. Read eye scans show the DQ traces are floating high when not preparing for a burst. Then the DQ and DQS are driven low prior to the burst. Note that the signal swing during the burst is only 400 mV to 10 mV. (Not unusual for LPDDR4, actually, this is a large swing for LPDDR4.)
Software (Continued)

Write signal trace eye scans

Figure 20. The LPDDR4 system has two DQS pulses for the Write preamble (per the LPDDR4 specification). No data is transferred during the Preamble. It is not unusual for the preamble pulse(s) to be shorter than the DQS pulses (edges that drive DQ transfer).
Software (Continued)

Optional software

Accelerate LPDDR4 analysis and debug using the B4661A memory analysis software with the W6601A LPDDR4 200-ball BGA interposer, U4208A and U4209A ZIF probe/cables, and U4164A logic analyzer.

Figure 21. B4661A Option -4FP/TP/NP transaction decode, memory access overview graph and details window.

Figure 22. The memory analysis window is the B4661A -4FP/NP/TP option (performance analysis). All tabs in the Memory Analysis Window are dockable and can be moved around for user viewing preference.
Benefits of the B4661A performance analysis transaction decoder and traffic overview:

- Condensed view of all command activity in the trace
- Including details of rank/bank, row, Col, BA, physical ADD, and clock frequency
- Enables rapid navigation of the trace
- Click, scroll, or jump to commands of interest
- Pan/zoom on chart of command activity
- Place or jump to markers (markers are global across all windows/views)
- Users can rapidly notice variations in charts of the command activity that either make sense or do not

Figure 23. Traffic overview with graph. Notice that when you zoom in on the traffic overview graph you can see individual commands. In this trace, when all Ranks is selected, you only see one color (yellow) for Rank 0 as it is a single rank trace capture.

Figure 24. Zoom into details of command activity using Traffic Overview graph.

Figure 25. Details tab available using B4661A -4FP/NP/TP performance analysis option.
Software (Continued)

The Details tab provides additional information on commands:

DDR/LPDDR DRAM banks must be activated (opening a “page” or “row”) prior to any Read/Write activity to that bank/row. When the memory controller needs to access a different row address on the bank, a Precharge is issued to “close” the “page”.

The all associated Activates, Reads, Writes, and Precharges are displayed together on the left side of the Details tab. This is important information for debug and performance optimization of a system. (Page violations can result in corrupt data, and extra opening and closing of pages, which takes time and slows system performance.)

On the left side of the Details tab, you will see the data associated with any Read or Write command selected.

![Figure 26. Refresh rate window.](image)

**Refresh rate overview**

The refresh rate overview is an industry first. Analyzing a rolling 32 ms (adjustable) window of refresh activity to provide a percentage result for the minimum number of Refreshes required (also adjustable). This new analysis view is particularly suited to viewing the unique LPDDR4 refresh window. Deep traces, usually 128 M or deeper are required for meaningful refresh rate displays.

The Memory Access Overview allows the user to select different X & Y variables to view the entire Memory space accessed in the trace and to pan and zoom around the address space.

Time on the X and either BA:ROW or Row:BA are particularly insightful for highlighting “hot spots” of excessive activates to a particular Blank/Row address at a specific time. This can help users determine if particular memory tests or stimulus are possibly stressing Row Hammer. (Row hammer is a situation where internal Rows on any specific bank inside the DRAM are victims of cross talk from surrounding Rows in the bank.)

![Figure 27. In Memory Access Overview set for Time Vs. RowAdd:BA, the system under test was stepping through row addresses to individual banks. In this view, users can zoom in and re-draw to see more detail for a specific time.](image)
Software (Continued)

Figure 28. Performance analysis overview. B4661A Option -4FP/NP/TP provides data rate performance and percent utilization analysis and graphs.

Figure 29. Clock frequency overview is provided in B4661A Option -4FP/NP/TP.

Clock frequency overview is very interesting to users with systems that are changing frequency. LPDDR systems can be aggressive at changing clock frequencies to conserve power.

DDR and LPDDR compliance violation analysis tool (B4661A-3FP/TP/NP)

The DDR and LPDDR compliance violation analysis toolset provides two tools under one license: post-process and real-time compliance violation tools. Both compliance tools cover DDR, DDR2, DDR3, DDR4, LPDDR, LPDDR2, LPDDR3, and LPDDR4.

Key features of both the post-process and real-time compliance violation tools:

- Test compliance violations across speed changes using the post-process compliance violation tool
- Identify DDR/2/3/4 or LPDDR/2/3/4 state machine, protocol compliance, and protocol level bus cycle timing violations using either post-process or real-time tools
- Save time with automated real-time DDR2/3/4 or LPDDR2/3/4 protocol compliance measurements and trace captures using the real-time compliance violation analysis tool
- Edit parameters of the DDR/LPDDR standard preset tests easily using the enhanced parameter editing interface for both post-process and real-time tools
Software (Continued)

![DDR/LPDDR Post Process Compliance Tool -- DDR Device 1](image)

- DDR/LPDDR Tests
  - ACTIVATE to PRECHARGE/Auto-PRECHARGE must be \( \leq \) tRASmax
  - ACTIVATE to PRECHARGE must be \( \geq \) tRASmin
  - ACTIVATE to READ/WRITE must be \( \geq \) tRCD
  - ACTIVATE to ACTIVATE (different banks) must be \( \geq \) tRCD
  - Four ACTIVATE window (different banks) must be \( \geq \) tFAW
  - READ or WRITE to an inactive row
  - REFRESH to an active bank
  - ACTIVATE to an active bank
  - MRW command to MRW command (or CKE low) must be \( > \) tMRW
  - MRW command to any valid command must be \( > \) tMRD
  - MRW command to any valid command (or CKE low) must be \( > \) tMRR
  - PRECHARGE (all banks) to ACTIVATE/REFRESH must be \( > \) tRPab
  - PRECHARGE (per bank) to ACTIVATE/REFRESH must be \( > \) tRPb
  - Masked write to masked write must be \( > \) tCCD/W
  - PRECHARGE to PRECHARGE must be \( > \) tFPD

- Refresh tests
  - Required number of refresh commands occur in time period \( \leq \) tREFW
  - Refresh (all banks) to Activate or Refresh must be \( > \) tRFCab
  - Refresh (per bank) to Activate (same bank) or Refresh must be \( > \) tRFCpb
  - Time between refresh commands (excluding time in self refresh mode) must be \( \leq \) \( (tREFI \times 9) \)
  - No more than 16 refresh commands occur in time period \( (tREFI \times 2) \)

- Powerdown and Self Refresh tests
  - Exit self-refresh to valid command \( = \) tXSR
  - Exit power down to valid command \( = \) tXP
  - Self refresh entry command to CKE low \( = \) tESCKE
  - Any valid command to CKE low \( = \) tCMDCKE
  - Exit powerdown to any valid command \( = \) tCKEHCM
  - Self refresh entry to self refresh exit \( = \) tSR
  - Duration of CKE high/low \( = \) tCKELPD

- Read/Write to Read/Write/Precharge/Cal
  - READ16 to any write \( = \) RtoWBL16
  - WRITE16 or masked write to read \( = \) WtoRBL16
  - READ16 to PRECHARGE (same bank) \( = \) RtoPBL16
  - WRITE16 or masked write to PRECHARGE (same bank) \( = \) WtoPBL16
  - READ16 to ZQCALLATCH \( = \) RtoLATBL16
  - WRITE16 or Masked Write to ZQCALLATCH \( = \) WtoLATBL16
  - RD_FIFO/RD_CALIBRATION/MMR to ZQCALLATCH \( = \) RtoLAT
  - WR_FIFO to ZQCALLATCH \( = \) WtoLAT

- Calibration Tests
  - ZQCALLSTART to ZQCALLATCH \( = \) tZQCAL
  - ZQCALLATCH to any valid command \( = \) tZQLAT
  - ZQCALRESET to any valid command \( = \) tZQRESET

Figure 30. LPDDR4 post process compliance tests from B4661A Option -3FP/TP/NP.
Software (Continued)

Figure 31. Example LPDDR4 parameter with speed changes, READ16 to PRECHARGE (same bank). The B4661A Option -3FP/TP/NP, post process compliance tool scans the logic analyzer trace capture, calculates the different speed bins, and runs compliance tests on each speed bin.
The B4661A-2FP/TP/NP option offers a traditional LPDDR decoder for the LA listing window.

Benefits include:
- Complete decode of LPDDR commands with data associated to specific Reads and Writes
- Fastest display of decode (page aware)
- Users can scroll through the listing (or waveform) while computing large traces with the performance software
Configuration Guide and Ordering Information

W6601A includes

- LPDDR4 200-ball, 2 wing BGA interposer
- 200-ball riser for devices under test that have components surrounding the LPDDR4 200-ball DRAM where the surrounding components are too close to install the W6601A without the riser. Riser includes a ground plane. Riser orientation is critical for proper operation
- Qty (16) Single pin headers (part number - W6602-60001)

W6601A requires

- Qty (1) U4208A 61-pin ZIF probe/cable to connect between the left wing of the W6601A and compatible logic analyzer
- Qty (1) U4209A 61-pin ZIF probe/cable to connect between the right wing of the W6601A and compatible logic analyzer
- Qty (1) U4164A logic analyzer module in a chassis with a host controller

Optional for W6601A and W6602A

- 200-ball riser for devices under test that have components surrounding the LPDDR4 200-ball DRAM, where the surrounding components are too close to install the interposer without the riser. Riser includes a ground plane. Riser orientation is critical for proper operation

Recommended configuration for W6601A

<table>
<thead>
<tr>
<th>Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>W6601A LPDDR4 200-ball BGA interposer</td>
<td>1</td>
</tr>
<tr>
<td>U4208A 61-pin ZIF probe/cable to connect between the left wing of the W6601A and compatible logic analyzer</td>
<td>1</td>
</tr>
<tr>
<td>U4209A 61-pin ZIF probe/cable to connect between the right wing of the W6601A and compatible logic analyzer</td>
<td>1</td>
</tr>
<tr>
<td>U4164A logic analyzer module</td>
<td>1</td>
</tr>
<tr>
<td>M9502A 2 slot chassis</td>
<td>1</td>
</tr>
<tr>
<td>M9537A embedded controller</td>
<td>1</td>
</tr>
<tr>
<td>B4661A Option -2FP/2TP/2NP LPDDR decoder</td>
<td>1</td>
</tr>
<tr>
<td>B4661A Option -3FP/3TP/3NP compliance analysis</td>
<td>1</td>
</tr>
<tr>
<td>B4661A Option -4FP/4TP/4NP performance analysis</td>
<td>1</td>
</tr>
</tbody>
</table>
Configuration Guide and Ordering Information (Continued)

W6602A includes
- LPDDR4 200-ball, rigid BGA interposer
- 200-ball riser for devices under test that have components surrounding the LPDDR4
  200-ball DRAM where the surrounding components are too close to install the W6602A
  without the riser. Riser includes a ground plane. Riser orientation is critical for proper
  operation
- Qty (16) Single pin headers (part number - W6602-60001)

W6602A requires
- Qty (2) U4207A probe, zero Ω, 34-channel, Soft Touch Pro, direct connect to compatible
  logic analyzer
- Qty (2) U4164A logic analyzer module in a chassis with a host controller

Recommended configuration for W6602A

<table>
<thead>
<tr>
<th>Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>W6602A LPDDR4 200-ball BGA interposer</td>
<td>1</td>
</tr>
<tr>
<td>U4207A probe, zero Ω, 34-channel, Soft Touch Pro, single-ended, 4 x 160-pin direct connect</td>
<td>2</td>
</tr>
<tr>
<td>U4164A logic analyzer module</td>
<td>2</td>
</tr>
<tr>
<td>M9505A 5 slot chassis</td>
<td>1</td>
</tr>
<tr>
<td>M9537A embedded controller</td>
<td>1</td>
</tr>
<tr>
<td>B4661A Option -2FP/2TP/2NP LPDDR decoder</td>
<td>1</td>
</tr>
<tr>
<td>B4661A Option -3FP/3TP/3NP compliance analysis</td>
<td>1</td>
</tr>
<tr>
<td>B4661A Option -4FP/4TP/4NP performance analysis</td>
<td>1</td>
</tr>
</tbody>
</table>

1. To probe both channel A and B or a single 32 DQ channel, two U4164A modules are required. To probe only
one 16 DQ channel, a single U4164A module is required.
Related Products

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Modular logic analyzers</strong></td>
<td></td>
</tr>
<tr>
<td>U4164A</td>
<td>36-channel, up to 4 Gb/s state, quad state mode, up to 10 GHz timing, memory depth up to 400 M, AXIe-based logic analyzer module allowing three</td>
</tr>
<tr>
<td></td>
<td>modules to merge into one time base</td>
</tr>
<tr>
<td><strong>Logic analyzer ZIF probe/cables</strong></td>
<td></td>
</tr>
<tr>
<td>U4207A</td>
<td>Probe, zero Ω, 34-channel, Soft Touch Pro, single-ended, 4 x 160-pin direct connect</td>
</tr>
<tr>
<td>U4208A</td>
<td>U4208A probe/cable, 61-pin ZIF, from left wing, no RC, 160-pin direct connect to logic analyzer front panel connector</td>
</tr>
<tr>
<td>U4209A</td>
<td>U4209A probe/cable, 61-pin ZIF, from right wing, no RC, 160-pin direct connect to logic analyzer front panel connector</td>
</tr>
<tr>
<td><strong>Software</strong></td>
<td></td>
</tr>
<tr>
<td>Logic and protocol analyzer</td>
<td>Required – not licensed; acts as the base software platform</td>
</tr>
<tr>
<td>software</td>
<td></td>
</tr>
<tr>
<td>B4661A memory analysis</td>
<td>Required – unlicensed base software</td>
</tr>
<tr>
<td></td>
<td>Licensed options recommended: Options -2FP/2TP/2NP, -3FP/3TP/3NP, and -4FP/4TP/4NP</td>
</tr>
</tbody>
</table>

Related Literature

<table>
<thead>
<tr>
<th>Publication title</th>
<th>Publication number</th>
</tr>
</thead>
<tbody>
<tr>
<td>W6600 Series LPDDR4 DRAM BGA Interposers - Installation Guide</td>
<td>W6600-97000</td>
</tr>
<tr>
<td>Probing Solutions for Logic Analyzers - Data Sheet</td>
<td>5968-4632E</td>
</tr>
<tr>
<td>Infiniium 90000 X-Series Oscilloscopes - Data Sheet</td>
<td>5990-5271EN</td>
</tr>
<tr>
<td>Capture Highest DDR3 Data Rates Using Advanced Probe Settings on Logic Analyzers - Technical Brief</td>
<td>5991-0799EN</td>
</tr>
<tr>
<td>B4661A Memory Analysis Software for Logic Analyzers - Data Sheet</td>
<td>5992-0984EN</td>
</tr>
<tr>
<td>U4164A Logic Analyzer Module - Data Sheet</td>
<td>5992-1057EN</td>
</tr>
</tbody>
</table>
AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA for general purpose and semiconductor test. The business that became Keysight was a founding member of the AXIe consortium. ATCA®, AdvancedTCA®, and the ATCA logo are registered US trademarks of the PCI Industrial Computer Manufacturers Group.

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. The business that became Keysight was a founding member of the LXI consortium.

PCI eXtensions for Instrumentation (PXI) modular instrumentation delivers a rugged, PC-based high-performance measurement and automation system.

Download your next insight

Keysight software is downloadable expertise. From first simulation through first customer shipment, we deliver the tools your team needs to accelerate from data to information to actionable insight.

- Electronic design automation (EDA) software
- Application software
- Programming environments
- Productivity software

Learn more at
www.keysight.com/find/software

Start with a 30-day free trial.
www.keysight.com/find/free_trials
Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.

myKeysight
www.keysight.com/find/mykeysight
A personalized view into the information most relevant to you.

Keysight Services
www.keysight.com/find/service
Keysight Services can help from acquisition to renewal across your instrument’s lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.

Three-Year Warranty
www.keysight.com/find/ThreeYearWarranty
Keysight’s committed to superior product quality and lower total cost of ownership. Keysight is the only test and measurement company with three-year warranty standard on all instruments, worldwide. And, we provide a one-year warranty on many accessories, calibration devices, systems and custom products.

Keysight Assurance Plans
www.keysight.com/find/AssurancePlans
Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

Keysight Channel Partners
www.keysight.com/find/channelpartners
Get the best of both worlds: Keysight’s measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/W6601A
www.keysight.com/find/W6602A

For more information on Keysight Technologies’ products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas
Canada (877) 894 4414
Brazil 55 11 3351 7010
Mexico 001 800 254 2440
United States (800) 829 4444

Asia Pacific
Australia 1 800 629 485
China 800 810 0189
Hong Kong 800 938 693
India 1 800 11 2626
Japan 0120 (421) 345
Korea 080 769 0800
Malaysia 1 800 888 848
Singapore 1 800 375 8100
Taiwan 0800 047 866
Other AP Countries (65) 6375 8100

Europe & Middle East
Austria 0800 001122
Belgium 0800 58580
Finland 0800 523252
France 0805 980333
Germany 0800 620999
Ireland 1800 832700
Israel 1 809 34051
Italy 800 599100
Luxembourg +32 800 58580
Netherlands 0800 0233200
Russia 8800 5009286
Spain 800 000154
Sweden 0200 882255
Switzerland 0800 805553
Opt. 1 (DE)
Opt. 2 (FR)
Opt. 3 (IT)
United Kingdom 0800 0260637

For other unlisted countries:
www.keysight.com/find/contactus

(8BP-6-20-17)

DEKRA Certified
ISO 9001:2015 Quality Management System